Theoretical Design and FPGA-Based Implementation of Higher-Dimensional Digital Chaotic Systems
Affiliation auteurs | !!!! Error affiliation !!!! |
Titre | Theoretical Design and FPGA-Based Implementation of Higher-Dimensional Digital Chaotic Systems |
Type de publication | Journal Article |
Year of Publication | 2016 |
Auteurs | Wang Q, Yu S, Li C, Lu J, Fang X, Guyeux C, Bahi JM |
Journal | IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS |
Volume | 63 |
Pagination | 401-412 |
Date Published | MAR |
Type of Article | Article |
ISSN | 1549-8328 |
Mots-clés | Chaotic encryption, dynamical degradation, FPGA implementation, high-dimensional digital chaotic system, random number generator |
Résumé | Traditionally, chaotic systems are built on the domain of infinite precision in mathematics. However, the quantization is inevitable for any digital devices, which causes dynamical degradation. To cope with this problem, many methods were proposed, such as perturbing chaotic states and cascading multiple chaotic systems. This paper aims at developing a novel methodology to design the higher-dimensional digital chaotic systems (HDDCS) in the domain of finite precision. The proposed system is based on the chaos generation strategy controlled by random sequences. It is proven to satisfy the Devaney's definition of chaos. Also, we calculate the Lyapunov exponents for HDDCS. The application of HDDCS in image encryption is demonstrated via FPGA platform. As each operation of HDDCS is executed in the same fixed precision, no quantization loss occurs. Therefore, it provides a perfect solution to the dynamical degradation of digital chaos. |
DOI | 10.1109/TCSI.2016.2515398 |